

Program Correction

Oct. 4, 2013

Canceled papers:

Mo-P-22

Defect Characterization on SiC Substrates for Room-Temperature Single Photon Source

J. Sun¹, Y. Satoh¹, T. Umeda¹, B. C. Johnson², T. Makino², S. Onoda², and T. Ohshima²

¹University of Tsukuba, Japan, ²Japan Atomic Energy Agency, Japan

Tu-P-37

Die Attach for High Temperature Applications

J. -F. Barbot and A. Drevin-Bazin

Université de Poitiers, France

We-P-47

Breakdown Voltage Enhancement in 4H-SiC Schottky Diode Employing Field Plate Edge Termination Using High-k Dielectrics

B. Shankar^{1,2}, S. K. Gupta¹, W. R. Taube¹, J. Singh¹, A. Asati², and J. Akhtar¹

¹CSIR-Central Electronics Engineering Research Institute, India, ²Birla Institute of Technology and Science, India

We-P-53

HVPE for the Growth of UV LED Heterostructures

S. Y. Kurin¹, A. A. Antipov¹, I. S. Barash¹, A. D. Roenkov¹, H. I. Helava², B. P. Papchenko³, and Y. N. Makarov²

¹Nitride Crystals Ltd., Russia, ²Nitride Crystals Inc., USA, ³University ITMO, Russia

Th-1A-1 <Invited>

Threshold-Voltage Stability: Key Reliability Issue for SiC Power MOSFETs

A. Lelis, R. Green, D. Habersat, and M. El

U.S. Army Research Laboratory, USA

Th-3A-5 <Late News>

High Quality and High Speed Cutting of 4H-SiC JFET Wafers Including PCM Structures by Using Thermal Laser Separation

D. Lewke¹, M. Koitzsch¹, K. O. Dohnke², M. Schellenberger¹, H. -U. Zühlke³, L. Pfitzner¹, and H. Ryssel¹

¹Fraunhofer Institute for Integrated Systems and Device Technology IISB, Germany, ²Infineon Technologies AG, Germany, ³JENOPTIK Automatisierungstechnik GmbH, Germany

Th-P-15

Optical and Surface Science Studies of 3C-SiC on Si Grown by Chemical Vapor Deposition

D. Xie¹, Y. T. He², T. Mei¹, Z. R. Qiu², and Z. C. Feng³

¹South China Normal University, China, ²Sun Yat-Sen University, China, ³National Taiwan University, Taiwan

(Posters not put on the poster board were regarded as canceled.)

Author corrected paper:

Th-P-62

Characterization of 4H-SiC Homoepitaxial Layers Grown on 100-mm-Diameter 4H-SiC/Poly-SiC Bonded Substrates

J. Suda¹⁾, T. Okuda¹⁾, H. Uchida²⁾, A. Minami²⁾, N. Hatta²⁾, T. Sakata²⁾, T. Kawahara²⁾, K. Yagi²⁾, Y. Kurashima³⁾, and H. Takagi³⁾

¹⁾Kyoto University, Japan, ²⁾SICOXS Co., Japan, ³⁾National Institute of Advanced Industrial Science and Technology, Japan

Plenary lecture fixed:

Fr-PL-1 <Invited>

High Speed Rail Awaits the Next Breakthrough of Power Semiconductors

T. Uzuka and E. Masada

Railway Technical Research Institute, Japan

Session Chairpersons

Tu-1A High Voltage Devices 1 8:30-10:20

Chairs: Y. Yonezawa (AIST, Japan)

R.Singh (GeneSiC Semiconductor, USA)

Th-2B MOS Fundamentals 10:40-12:30

Chairs: T. Hatakeyama (AIST, Japan)

K. Fukuda (AIST, Japan)